Mapping Applications onto Reconfigurable Kress Arrays
نویسندگان
چکیده
This paper introduces a design space explorer for coarse-grained reconfigurable KressArray architectures to enable the designer to find out the optimal KressArray architecture for a given application. This tool employs a mapper based on simulated annealing, and is highly configurable for a variety of different KressArray architectures. Using performance estimation and other statistic data, the user can interactively change the architecture, until it suits the requirements of the application.
منابع مشابه
A dynamically reconfigurable wavefront array architecture for evaluation of expressions
A reconfigurable wavefront array rDPA (reconfigurable datapath architecture) for evaluation of any arithmetic and logic expression is presented. Introducing a global I/O bus to the array simplifies the use as a coprocessor in a single bus oriented processor system. Fine grained parallelism is achieved using simple reconfigurable processing elements which are called datapath units (DPUs). The wo...
متن کاملA New FPGA Architecture for Word-Oriented Datapaths
A new FPGA architecture (reconfigurable datapath architecture, rDPA) for word-oriented datapaths is presented, which has been developed to support a variety of Xputer architectures. In contrast to von Neumann machines an Xputer architecture strongly supports the concept of the “soft ALU” (reconfigurable ALU). Fine grained parallelism is achieved by using simple reconfigurable processing element...
متن کاملA Reconfigurable Data - Driven ALU for Xputers
A reconfigurable data-driven datapath architecture for ALUs is presented which may be used for custom computing machines (CCMs), Xputers (a class of CCMs) and other adaptable computer systems as well as for rapid prototyping of high speed datapaths. Fine grained paral-lelism is achieved by using simple reconfigurable processing elements which are called datapath units (DPUs). The word-oriented ...
متن کاملA Synthesis System For Bus-Based Wavefront Array Architectures
A datapath synthesis system (DPSS) for a bus-based wavefront array architecture, called rDPA (reconfigurable datapath architecture), is presented. An internal data bus to the array simplifies the access of the processing elements for data manipulations. The DPSS allows automatic mapping of high level datapath structures onto the rDPA without manual interaction. Optimization techniques are sketc...
متن کاملA Two-level Co-Design Framework for Xputer-based data-driven reconfigurable Accelerators
The paper presents the parallelizing compilation environment CoDe-X for simultaneous programming of Xputer-based accelerators and their host. The paper introduces its hardware/software co-design strategies at two levels of partitioning. CoDe-X performs both, at first level a profiling-driven host/accelerator partitioning for performance optimization, and at second level a resourcedriven sequent...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
عنوان ژورنال:
دوره شماره
صفحات -
تاریخ انتشار 1999